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Abstract
This thesis deals with empirical modeling of symmetrical Field-Effect Transis-
tors (FETs). It covers three distinct topics within the areas of modeling and
parameter extraction of microwave FETs.
First, the symmetry of FET devices is addressed. Such devices are often
used in transceivers as a building block for switches. These devices are intrin-
sically symmetrical around the gate. Hence, their source and drain terminals
are interchangeable. For these devices, the extraction of small signal model
parameters is addressed. It is shown that the commonly used small-signal
FET model does not translate the intrinsic symmetry of the device into its
equivalent circuit. Thus, a big opportunity of reducing the number of mea-
surement points and the complexity of modeling is overlooked. Therefore, a
new small-signal model is proposed to address the intrinsic symmetry present
in such devices.
Second, the small-signal parameters of the symmetrical model are further
improved using a modified optimizer based extraction and a new error expres-
sion. This new error function improves the extraction result, and ensures that
the symmetry of the device is taken into the account.
Finally, the symmetrical small-signal model is extended to find the sym-
metry in a large-signal model. This leads to the reduction of the intrinsic
model so that one current and one charge expression is sufficient to represent
its nonlinear behavior.
While the modeling procedure is inspired from switch FETs, commonly
available devices are symmetrical except for high power transistors. Hence,
the modeling procedure which is not limited to switch FETs, can be applied
across various device technologies e.g., MOSFET, GaAs pHEMTs/mHEMTs,
InP transistors, etc. The applications are also not limited to switches, but
include resistive mixers, switch mode oscillators etc.
Keywords: FET, GaAs, GaN, nonlinear model, small-signal model, switch
model, symmetrical model.
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Notations and
abbreviations
Notations
Cds Intrinsic drain-source capacitance
Cgd Intrinsic gate-drain capacitance
Cgs Intrinsic gate-source capacitance
Cm Intrinsic transcapacitance dependent on gate-source voltage
for constant drain-source voltage
C+m Intrinsic transcapacitance dependent on gate-source voltage
for constant gate-drain voltage
C−m Intrinsic transcapacitance dependent on gate-drain voltage
for constant gate-source voltage
gm Intrinsic transconductance dependent on gate-source volt-
age for constant drain-source voltage
g+m Intrinsic transconductance dependent on gate-source volt-
age for constant gate-drain voltage
g−m Intrinsic transconductance dependent on gate-drain voltage
for constant gate-source voltage
Ids Drain-source current
Pin Incident power
Prefl Reflected power
Qd Drain charge expression
Qsymd Symmetrical drain charge expression
Qg Gate charge expression
Qsyms Symmetrical source charge expression
Vds Intrinsic drain-source voltage
Vdse Extrinsic drain-source voltage
Vgd Intrinsic gate-drain voltage
Vgde Extrinsic gate-drain voltage
Vgs Intrinsic gate-source voltage
Vgse Extrinsic gate-source voltage
Yint Intrinsic admittance matrix for small signal model
Y symint Intrinsic admittance matrix for symmetrical small-signal
model
vii
viii
τ Current source delay
ǫ Modeling error
ǫ− Modeling error contribution in negative Vds region
ǫ+ Modeling error contribution in positive Vds region
Abbreviations
ACPR Adjacent Channel Power Ratio
CAD Computer Aided Design
DC Direct Current
DUT Device Under Test
FET Field Effect Transistor
FP Field Plate
GaAs Gallium Arsenide
GaN Gallium Nitride
GPS Global Positioning System
GSM Global System for Mobile communications (originally Groupe Spe´cial Mobile)
HEMT High Electron Mobility Transistor
LDMOS Laterally Diffused Metal Oxide Semiconductor
mHEMT Metamorphic High Electron Mobility Transistor
NL Nonlinear
pHEMT Pseudomorphic High Electron Mobility Transistor
RADAR RAdio Detection And Ranging
RF Radio Frequency
VCCS Voltage Controlled Current Source
Contents
Abstract iii
List of Publications v
Notations & Abbreviations vii
1 Introduction 1
2 Small Signal FET Model 3
2.1 Traditional small signal model . . . . . . . . . . . . . . . . . . . 3
2.2 Symmetrical small signal model . . . . . . . . . . . . . . . . . . 4
2.3 Parameter extraction and model validation . . . . . . . . . . . 6
2.3.1 Traditional model parameter extraction . . . . . . . . . 6
2.3.2 Symmetrical model parameter extraction . . . . . . . . 6
2.3.3 Validation of model symmetry . . . . . . . . . . . . . . 8
2.4 Optimizing model parameters . . . . . . . . . . . . . . . . . . . 9
2.4.1 Multibias extraction of parasitics . . . . . . . . . . . . . 10
2.4.2 Optimization of the symmetrical intrinsic parameters . 10
2.4.3 Optimized parameters and model validation . . . . . . . 11
3 Nonlinear FET Model 15
3.1 Symmetrical models: An overview . . . . . . . . . . . . . . . . 16
3.2 Charge model . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3.3 Symmetrical nonlinear model example . . . . . . . . . . . . . . 18
3.3.1 Nonlinear Current Model . . . . . . . . . . . . . . . . . 18
3.3.2 Nonlinear Charge Model . . . . . . . . . . . . . . . . . . 18
3.4 Model Validation . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.4.1 Small signal verification . . . . . . . . . . . . . . . . . . 20
3.4.2 Large-Signal Verification . . . . . . . . . . . . . . . . . . 21
4 Conclusions 23
4.1 Future work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Acknowledgments 25
Bibliography 27
ix
x CONTENTS
Chapter 1
Introduction
The history of wireless communication starts with the work of Michael Fara-
day, James Clerk Maxwell, Oliver Lodge, Heinrich Hertz, Jagadish Chandra
Bose, the 1909 Nobel Prize winner physicists Guglielmo Marconi and Karl
Ferdinand Braun. Michael Faraday’s work with the electric current carrying
conductor and its local magnetic field inspired Maxwell who mathematically
predicted the existence of electromagnetic waves of diverse wavelengths in
1865 [1]. Later, Oliver Lodge and Heinrich Hertz confirmed the existence of
electromagnetic waves in free space. Lodge’s work caught the attention of sci-
entists in different countries including J. C. Bose in India who in 1894 gave the
first public demonstration of wireless transmission using electromagnetic waves
to ring a bell and to explode a small charge of gunpowder from a distance [2].
The wavelengths Bose used for his microwave experiments ranged from 2.5 cm
to 5 mm (12 GHz to 60 GHz) [3]. Apart from Bose, the results from Hertz
also inspired Marconi, who made his first successful radio transmission exper-
iments in 1895. He managed to send the information over a distance of 3 km.
By 1901, the first transatlantic transmission was carried out between Poldhu
in Cornwall and St. John’s in Newfoundland at a distance of 3200 km. It
was Bose’s diode detector which received Marconi’s first transatlantic wireless
signal [3], where the frequency of the wave used for the demonstration was 167
kHz [4].
Today, the microwave frequency bands are densely populated with vari-
ous applications like RADAR, satellite cellular telephone, GSM mobile, GPS,
third and fourth generation cellular services, Bluetooth, etc. There are hard
requirements on applications for spectrum utilization and also a constant push
to move up in frequency for higher data rates. To reach high spectral efficiency,
complex modulation schemes are used, which in turn require low distortion.
Therefore, thorough understanding of the signal distorting mechanisms is re-
quired. In such applications, transistors are one of the key components of
amplifiers, mixers, oscillators, switches, etc., and a major source of signal dis-
tortion. With the demands for higher performance, rapid prototyping, as well
as lower cost for such systems and circuits, computer aided design (CAD)
and simulation tools together with models for circuit elements have become
increasingly important. To predict intermodulation, output power, efficiency,
etc., with high accuracy, a good nonlinear model for the transistor is required.
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Figure 1.1: A FET operating as shunt element in switch circuit where the drain-source
voltage becomes negative over a cycle of RF swing.
There are various nonlinear models available for different field-effect tran-
sistor (FET) technologies. More than often, these transistors operate as an
amplifier. Hence more focus is given to model the transistors in such operat-
ing conditions. However, every model has its constraints. Unlike in amplifiers,
FETs used in switch circuits have a different operating region. While the
drain-source voltage in amplifiers never goes negative (except for a highly mis-
matched case), transistors used as shunt elements in switches also operate
in the negative drain-source voltage region (see Fig. 1.1). Hence transistor
models suited for amplifiers do not necessarily predict the correct behavior
when operated as switch elements. There are some models available for switch
FETs. Such transistors are often symmetrical around the gate (see Fig. 1.2a),
a property which can drastically reduce the modeling complexity and is ad-
dressed in the thesis. The modeling procedure discussed in this thesis is not
restricted to transistors used in switch circuits but is generic. Therefore the
procedure can be applied for any symmetrical device e.g., MOSFET, GaAs
pHEMTs/mHEMTs, InP HEMTs, etc., except power FETs (see Fig. 1.2b)
where field-plates disturb the symmetry of the device [5–11].
Semi-insulating Substrate
Gate
HEMT Epilayers
S D
Line of 
Symmetry
(a)
Semi-insulating Substrate
Gate+FP1
FP2
HEMT Epilayers
S D
(b)
Figure 1.2: Cross-section of FETs used for switches and amplifiers: (a) symmetrical FET,
(b) unsymmetrical power GaN FET with field plates [12, Fig. 1].
In this thesis, a new nonlinear modeling procedure is developed for sym-
metrical FETs. The discussion starts with the traditional small signal model.
From that, a new symmetrical small signal model is created in Chapter 2. This
model reflects the symmetry of the device forming a basis for a simplification
of the nonlinear modeling procedure [Paper A]. Further in the chapter, a
modified optimization based extraction is used as a tool to improve the small
signal extraction result for a symmetrical FET [Paper B]. In Chapter 3, a
new nonlinear modeling technique is described where it is shown that only one
charge function is required to model the reactive part of the device [Paper A].
Finally, the modeling procedure only dependent on the symmetry can be ex-
tended to various other FET technologies and used to model transistors for
different applications, and thus setting up the path for the future work.
Chapter 2
Small Signal FET Model
Transistors are used extensively in microwave circuits and are excited with
varying terminal voltages. If the excitations are small enough, the nonlinear
operation of the device can be linearized at the operating point. Such an op-
eration can be modeled by an equivalent circuit called small signal model. It
consists of linear elements like resistors, transconductors, capacitors, etc., to
represent the small signal currents and charges in the device. These element
values are directly obtained from the partial derivatives of the currents and
terminal charges. Small-signal models are good approximation for the transis-
tors in many applications like small-signal amplifiers, oscillators etc. Moreover,
they also serve as a basis for empirical nonlinear models, as will be described
in Chapter 3.
In this chapter, a new perspective on small-signal modeling is discussed
based on existing research and a new equivalent circuit is proposed for sym-
metrical FETs. The first section of this chapter gives an overview on the
traditional small signal model and the development of a symmetrical equiv-
alent circuit. Furthermore, the direct extraction method for the two models
and its results are briefly described in Section 2.3. Finally in Section 2.4, a
modified optimization based extraction is discussed which considers the sym-
metry present in the device during extraction of small signal intrinsic model
parameters.
2.1 Traditional small signal model
The traditional small-signal model for FETs shown in Fig. 2.1 can be divided
into two parts, extrinsic and intrinsic [13]. The extrinsic parameters (para-
sitics) are bias independent elements which represent the connections to access
the intrinsic device. The intrinsic parameters are commonly bias dependent
and represent the physical operation of the active device. The 16-parameter
model shown in Fig. 2.1 is valid up to very high frequencies [13], and the model
along with its variations has been widely used in previous modeling and cir-
cuit design work [13–25]. Each of these models has the same intrinsic core.
First, all of them have the two control voltages taken across the gate-source
and drain-source nodes. Second, they contain one voltage controlled current
source (VCCS) with the dependent voltage across the gate-source capacitance
3
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ids = gm · Vgs and one conductance gds. The parameters gm and gds are
computed from the derivatives of the resistive drain to source current Ids as
gm =
∂Ids
∂Vgs
∣∣∣∣
Vds=const
(2.1a)
gds =
∂Ids
∂Vds
∣∣∣∣
Vgs=const
. (2.1b)
Cgd
_
+
Vgs gm Cm
Cds
gds
ids=gmVgs
ic =jωCmVgs
_
+
Vds
Ri
Rj
Gext
Lg
(Cpg)/2
Rg
Cgs
Dext
Ld
Rd
(Cpd)/2
LsRs
(Cpg)/2 (Cpd)/2
Figure 2.1: The traditional small signal model of a common source field-effect transistor
containing 16 parameters. The intrinsic part is shown inside the red rectangle.
The model shown in Fig. 2.1 is valid for both symmetrical and unsymmet-
rical devices (see Fig. 1.2). However, due to the symmetry present in FETs
(see Fig. 1.2a), the intrinsic source and drain ports are interchangeable. There-
fore, a new equivalent circuit is developed in the next section where the device
symmetry around the gate is exploited.
2.2 Symmetrical small signal model
Vgd (V)
V g
s 
(V
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(mA)
 
 
−4 −3 −2 −1
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0
−20
−10
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Figure 2.2: Contour plot of drain to source current of a symmetrical FET illustrating the
direction of current derivatives for parameters gm, gds, g
+
m and g
−
m.
For a symmetrical device, the measured drain-source DC current shows
the symmetry in (Vgs,Vgd) bias grid, see Fig. 2.2. Therefore, (Vgs,Vgd) is a
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better set of control voltages than (Vgs,Vds) to understand the symmetry in
the small signal model parameters [Paper A]. In the new control voltage set,
whenever Vgs and Vgd are interchanged, the intrinsic parameters like (Cgs,Cgd)
and (Ri,Rj) are interchanged thus existing in pairs. However, the VCCS in the
traditional model has the control voltage across Cgs, see Fig. 2.1. When the
drain and source terminals are interchanged, the control voltage for the VCCS
must also be taken across Cgd and not across Cgs. Therefore, the current
source gm (see Fig. 2.1) is divided in to two independent VCCS controlled by
Vgs and Vgd respectively. The two new current sources are i
+
ds = g
+
m · Vgs and
i−ds = g
−
m · Vgd where, g
+
m and g
−
m correspond to the derivatives of the resistive
drain to source current (see Fig. 2.2) as
g+m =
∂Ids
∂Vgs
∣∣∣∣
Vgd=const
(2.2a)
g−m =
−∂Ids
∂Vgd
∣∣∣∣
Vgs=const
. (2.2b)
Thus in the positive Vds region, g
+
m dominates over g
−
m and vice-versa. Note
that gm of the traditional model and g
+
m of the modified model are different.
While gm is a derivative in constant Vds direction, g
+
m is a derivative in constant
Vgd direction as seen in Fig. 2.2. Thus, g
+
m and g
−
m line up with the symmetry
of the device observed in the (Vgs,Vgd) bias grid. Moreover, since the FET is
a three terminal device, the two current-sources i+ds and i
−
ds are sufficient to
model the small-signal resistive current, thereby making gds redundant. The
resulting equivalent circuit is shown in Fig. 2.3.
Cgd
SourceCgs
_
+ Vgs
Gate
gm+ Cm+ Cm
_
gm
_
ids=gmVgs
++
ic =jωCmVgs+
+
_
+ Vgd
ids=gmVgd
_ _
__
ic =jωCmVgd
Drain
Ri
Rj
Figure 2.3: Proposed symmetrical small signal intrinsic model with two anti-parallel current
sources and two transcapacitances.
While it is easy to measure current, we cannot measure charge. Therefore,
we cannot plot the terminal charges in the (Vgs,Vgd) bias grid to illustrate the
derivation of the transcapacitance in Fig. 2.3. However, the same reasoning
is applied to the transcapacitance Cm in the traditional small signal model.
Hence, Cm and Cds are replaced by C
+
m and C
−
m to build the symmetrical
small signal model shown in Fig. 2.3. Similar to g+m and g
−
m, C
+
m and C
−
m are
derivatives of the drain and source charges in constant Vgd and Vgs directions
respectively. Thus in the new model, all the intrinsic parameters exist in
pairs and their derivatives align to the set of control voltages (Vgs–Vgd). The
parameter extraction method for both the traditional and symmetrical models
is briefly described in the next section.
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2.3 Parameter extraction and model validation
This section briefly describes the direct extraction method and results of the
traditional (Fig. 2.1) and symmetrical small signal models (Fig. 2.3). The
parameter extraction method follows the basic principle of first extracting
the extrinsic parameters from the S-parameter measurements [13, 14, 26–30].
Extrinsic parameters are extracted using cold FET measurements under pinch-
off and forward gate bias conditions. While the measurement at pinch-off is
taken to extract the gate-pad capacitance, the measurement at forward bias
is used to extract the extrinsic series parameters Lg, Ls, Ld, Rd and Rs. The
drain-pad capacitance Cpd is set equal to Cpg assuming the gate and drain
networks are symmetrical. Note that the extraction of the extrinsic parameters
is independent of the intrinsic small signal model chosen. Therefore once
extracted, the extrinsic parameters are de-embedded from the measurements
to find the intrinsic admittance matrix [14] which is then used for the extraction
of intrinsic parameters.
2.3.1 Traditional model parameter extraction
The intrinsic model parameters are extracted from the deembedded admit-
tance matrix using the admittance relation of the equivalent circuit [13]. For
the present analysis, the traditional model shown in Fig. 2.1 (and the sym-
metrical model) is simplified by neglecting the intrinsic resistances (Ri and
Rj) present in series with the gate-source and gate-drain capacitances. How-
ever, note that their effects will appear mainly at higher frequencies [19]. The
simplified intrinsic common source Y-parameters for the traditional model are
then given by
Yint =
[
jω(Cgs + Cgd) −jωCgd
gm + jω(Cm − Cgd) gds + jω(Cds + Cgd)
]
. (2.3)
Once the intrinsic admittance relation of the equivalent circuit is known, the
parameters are extracted by applying a reverse analytical solution using the de-
embedded admittance matrix. The extracted parameters are shown in Fig. 2.4
for a commercial GaAs pHEMT device1 as an example. The parameters Cgs
and Cgd are clearly mirrors of each other as expected from a symmetrical
device. From Fig. 2.4c, transconductance gm seems to contain a symmetry
between the positive and negative Vds region due to the current derivative
in constant Vds direction. However, Cds does not show any such behavior
irrespective of the device being symmetrical. Furthermore, the extracted Cds is
negative in the negative Vds region, see Fig. 2.4d. The reason for Cds becoming
negative is clarified in the context of the symmetrical model in the next section.
2.3.2 Symmetrical model parameter extraction
Extraction of the intrinsic parameters for the symmetrical model (see Fig. 2.3)
follows the same procedure as described for the traditional model in the pre-
vious section. The intrinsic admittance matrix of the symmetrical model is
1WIN Semiconductor PP10 2× 25µm on-wafer GaAs pHEMT MMIC process
2.3. PARAMETER EXTRACTION AND MODEL VALIDATION 7
Vgd (V)
V g
s 
(V
)
(fF)
 
 
A
B
Vds > 0 V
Vds < 0 V
−4 −3 −2 −1 0
−4
−3
−2
−1
0
10
20
30
40
50
60
70
(a) Cgs
Vgd (V)
V g
s 
(V
)
(fF)
 
 
A
B
−4 −3 −2 −1 0
−4
−3
−2
−1
0
10
20
30
40
50
60
70
(b) Cgd
Vgd (V)
V g
s 
(V
)
(mS)
 
 
A
B
−4 −3 −2 −1 0
−4
−3
−2
−1
0
−50
0
50
(c) gm
Vgd (V)
V g
s 
(V
)
(fF)
 
 
A
B
−4 −3 −2 −1 0
−4
−3
−2
−1
0
−20
−10
0
10
20
30
(d) Cds
Figure 2.4: Bias dependence of the traditional small signal model intrinsic parameters of
the DUT in an intrinsic Vgs−Vgd bias grid (a) Cgs (fF), (b) Cgd (fF), (c) gm (mS), (d) Cds
(fF).
given by
Y
sym
int =
[
jω(Cgs + Cgd) −jωCgd
jω(C+m − Cgd − C
−
m) + g
+
m − g
−
m jω(Cgd + C
−
m) + g
−
m
]
(2.4)
where again the parameters Ri and Rj are neglected for simplification of the
analysis. The new parameters in (2.4) are related to the traditional model
parameters in (2.3) as
g−m = gds (2.5a)
g+m = gds + gm (2.5b)
C−m = Cds (2.5c)
C+m = Cds + Cm. (2.5d)
Using (2.5), the proposed model parameters can also be directly calculated
from the traditional model parameters and are shown in Fig. 2.5.
For the symmetrical small signal model, the results clearly show that the
parameters (g+m, g
−
m), (C
+
m, C
−
m) in Fig. 2.5 and (Cgs, Cgd) in Fig. 2.4 exist in
pairs and are mirrors of one another along Vds = 0 V. This confirms the pro-
posed symmetry for the device under test (DUT). Therefore, the parameters of
the proposed model in the negative Vds region can be calculated by mirroring
their corresponding parameters from the positive Vds bias region. The num-
ber of measurement points can thus effectively be halved. Furthermore since
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Figure 2.5: Bias dependence of the symmetrical small signal model intrinsic parameters of
the DUT in an intrinsic Vgs − Vgd bias grid covering both the positive and negative Vds
region: (a) g+m (mS), (b) g
−
m (mS), (c) C
+
m (fF), and (d) C
−
m (fF).
Cds and C
−
m are equal as given by (2.5c), Cds in the negative Vds region (see
Fig. 2.4d) is effectively a transcapacitor represented by C−m in the symmetrical
model (see Fig. 2.5d). This explains why Cds is negative in Fig. 2.4d.
2.3.3 Validation of model symmetry
For the validation of symmetry in the model shown in Fig. 2.3, the intrinsic
model parameters in the negative Vds region are obtained by mirroring the
extracted model in the positive Vds region. The model is validated by com-
paring the mirrored model to the corresponding S-parameter measurements in
the negative Vds region. The difference between the measured and simulated
S-parameters using the mirrored model is computed using a mean square error
(MSE) as
ǫ =
2∑
j=1
2∑
k=1
1
max |Sjk|
2
N∑
i=1
∣∣Sjk(ωi)− Smodjk (ωi)∣∣2 . (2.6)
The maximum modeling error given by (2.6) is obtained at bias point B where
the model is mirrored from bias point A, marked in Fig. 2.4 and 2.5. For the
validity of the symmetry in the model, S-parameters are compared at both bias
point A and B and are shown in Fig. 2.6. The agreement between the simulated
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model and measurements at bias point A validates the symmetrical model in
the positive Vds region. Whereas at B, which is the point of maximummodeling
error, the agreement validates that the model can be mirrored. Therefore,
symmetrical devices can be modeled by the equivalent circuit given in Fig. 2.3
and mirrored as
Cgd(Vgd, Vgs) = Cgs(Vgs, Vgd) (2.7a)
C−m(Vgd, Vgs) = C
+
m(Vgs, Vgd) (2.7b)
g−m(Vgd, Vgs) = g
+
m(Vgs, Vgd). (2.7c)
S 22 at B
S 11 at A
S 11 at B
S 22 at A
(a)
0 10 20 30 40 50
−40
−30
−20
−10
0
10
Frequency (GHz)
S 1
2,
 S
21
 
(dB
)
 
 
S 12 A S 12 B S 21 A S 21 B
(b)
0 10 20 30 40 50
−1
0
1
2
3
4
Frequency (GHz)
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S
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(c)
Figure 2.6: Comparison of S-parameters (a) S11 and S22, (b) dB(S12, S21), (c) phase(S12,
S21) from 100 MHz to 50 GHz between measured (+: Bias A - Vgs = −0.55 V, Vgd = −1 V,
×: Bias B - Vgs = −1 V, Vgd = −0.55 V) and model(-). The model at B is obtained from
the extracted model at A, see Fig. 2.4 and 2.5.
2.4 Optimizing model parameters
The direct extraction method solely relying on the analytical solution assumes
the S-parameter measurements being almost ideal. As the measurement un-
certainties increase, difficulties in extracting the model parameters accurately
also increase. Moreover two sets of cold S-parameter measurements cannot
determine all the extrinsic parameters uniquely. This greatly influences the
extraction of intrinsic elements [19, 31]. Therefore optimizing the parameters
helps to reduce the effects of measurement uncertainties [32–36]. However,
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the optimizer based extraction is computationally more intensive and it can
converge to a local minima. Therefore the sequential single parameter opti-
mization proposed in [32, 33, 36] is used which is more robust against local
minima. For better convergence, direct extraction results are used as seeds to
the optimizer [37–40]. The modeling error ǫ used for optimization is given by
(2.6). To account for the symmetry, the optimizer is modified for extracting the
intrinsic parameters and is verified for a commercial GaN device2 [Paper B].
2.4.1 Multibias extraction of parasitics
To extract the parasitics (or extrinsic parameters), the multibias extraction
method from [36] is used. The method is based on the sequential single pa-
rameter optimization [32, 33] at several bias points in different operating re-
gions, see Fig. 2.7. Since the parasitics are bias independent, the method
significantly improves the estimation of the parasitics. Once the parasitics are
extracted, the intrinsic parameters are extracted using a modified optimizer
based extraction described in the next section.
−15 −10 −5 0
−15
−10
−5
0
Vds > 0 V
Vds < 0 V
V g
se
 
(V
)
Vgde (V)
Figure 2.7: Location of bias points (∗) for the multibias extraction in extrinsic Vgse - Vgde
bias grid.
2.4.2 Optimization of the symmetrical intrinsic parame-
ters
For the optimization based extraction, if the extrinsic resistance Rs and Rd
are similar [Paper B, Table I], intrinsic parameters can also be mirrored in
the extrinsic Vgse–Vgde bias grid. Therefore, the parameters can be optimized
in the extrinsic bias grid without the need of any interpolation algorithms.
Furthermore, for the symmetrical model, the first important change in the
optimizer from [32, 33] is to optimize the intrinsic parameters for a bias point
together with the mirrored bias point in the other half using the same seed
value, see Fig. 2.8. Moreover, the error function for such an optimization
process must have contributions from both the regions with equal weights.
While the main reason to use an optimizer is to reduce the modeling error,
it is also important to obtain parameter values that are easier to fit into a
nonlinear model. Therefore, the direct extraction results are used as seeds
28× 100µm UMS GH25-10 V9C on-wafer GaN process
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Figure 2.8: Arrows showing the direction of optimization with direct extraction results used
as seed shown by red (♦) in extrinsic Vgse - Vgde bias grid. The orange (♦) represent the
mirrored seeds for optimization in negative Vds region and number inside red and orange 2
represent sweep iterations.
at the first bias point and the optimized parameters are used as seed at the
subsequent bias points. This procedure is repeated for each sweep in the bias
grid to ensure smoothness, see Fig. 2.8. Note that the optimizer will face
high gradient change in Cgs, g
+
m and C
+
m along the constant gate-drain voltage
and in parameters Cgd, g
−
m and C
−
m along the constant gate-source voltage.
Therefore, the sweep direction (or direction of optimization) is chosen along
the constant extrinsic drain-source voltage Vdse, see Fig. 2.8. The detailed
steps of optimization based extraction is described in section III in [Paper B].
2.4.3 Optimized parameters and model validation
Three of the six intrinsic parameters extracted using the modified sequential
optimization method are shown in Fig. 2.9. The high gradient change is clearly
visible along constant Vgde direction from the concentration of contour lines.
The remaining intrinsic parameters (Cgd, C
−
m, and g
−
m) are mirrored using
(2.7).
The benefit of the optimizer based extraction is to find a minima for the
specified error function and obtain results better than the direct extraction.
Therefore, the modeling error given by (2.6) is compared for the direct and
modified optimizer based extraction in Fig. 2.10. While an improvement is
observed for the modified optimizer compared to the direct extraction re-
sults, the optimizer based extraction shows higher error at Vgse = −3.25 V,
Vgde = −3.25 V. This bias point is on the Vdse = 0 V line where the optimizer
fails to model the steep gradient in all the intrinsic parameters near pinch-off
of the transistor, see Fig. 2.9. This rise in error can be reduced by several
simple techniques. First, a dense measurement grid around pinch-off will help
the optimizer to model the change in parameter values in smaller step sizes.
Second, to use the direct extraction results at the points where the optimizer
is showing a rise in the error. And third, to use selective seeds, where the opti-
mizer can choose whether to use the direct extraction result or the parameters
from the previous or nearest optimized point as the seed value by comparing
the initial error. While the increase in error is limited to a very small region,
the overall improvement in the modeling error verifies the applicability of the
12 CHAPTER 2. SMALL SIGNAL FET MODEL
Vgde (V)
V g
se
 
(V
)
(fF)
 
 
A
B
C
D
Vds > 0 V
Vds < 0 V
−15 −10 −5 0
−15
−10
−5
0
200
300
400
500
600
700
(a) Cgs
Vgde (V)
V g
se
 
(V
) (fF)
 
 
A
B
C
D
−15 −10 −5 0
−15
−10
−5
0
−100
0
100
200
300
(b) C+m
Vgde (V)
V g
se
 
(V
)
(mS)
 
 
A
B
C
D
−15 −10 −5 0
−15
−10
−5
0
0
100
200
300
400
(c) g+m
Figure 2.9: Optimized small signal model intrinsic parameters in an extrinsic Vgse − Vgde
bias grid for a commercial GaN HEMT: (a) Cgs (fF), (b) C
+
m (fF), and (c) g
+
m (mS).
modified optimizer for extraction of the symmetrical model parameters. To
verify the optimized results, S-parameters are simulated at four bias points
A–D (marked in Fig. 2.9 and 2.10) and compared to the measurements, see
Fig. 2.11. A good match at all four bias points validate the modified optimizer
based extraction procedure.
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Figure 2.10: Comparison of the modeling error ǫ between the direct extraction (left) and
the modified optimizer based extraction (right) for the GaN DUT.
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Figure 2.11: Comparison between measured(marker) and model(-) S-parameters (a) S11, (b)
S22 and (c) S21 and S12 from 500 MHz to 40 GHz at bias points A–D (marked in Fig. 2.9
and 2.10) for the GaN DUT.
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Chapter 3
Nonlinear FET Model
Microwave devices are often excited with large input signals causing them
to operate nonlinearly. For that purpose, the small signal models discussed
in Chapter 2 are not sufficient to predict the behavior of a transistor and a
nonlinear model is essential. There are three major approaches for modeling
the nonlinearities of a transistor. The first one is the physical model where
the model is derived from the geometry and material data. This provides a
direct link between the physical parameters and the electrical performance,
and most models of silicon based transistors are derived this way [41]. The
second method is based on look-up tables where measured data provides a
complete experimental characterization of the electrical behavior e.g., [42].
However, look-up table based models in general do not have the possibility
of extrapolation beyond the describing data set [29, pp. 130–135]. The third
category is empirical models where the device model is created using linear
and nonlinear lumped elements as shown in Fig. 3.1.
Cgd
Cgs
_
+ Vgs
_
+ Vgd
Ri
Rj
Gext
Lg
(Cpg)/2
Dext
Ld
Rd
(Cpd)/2
Ls
Rs
Rg
Ids(Vgs,Vgd) C(Vgs,Vgd)
Figure 3.1: Nonlinear equivalent circuit for an FET showing linear and nonlinear elements
in common source configuration.
The empirical model shown in Fig. 3.1 is related to the small signal model
in Fig. 2.3 and is commonly used for microwave FETs. The linear and non-
linear parameters in the nonlinear model are related to the small signal bias
independent and dependent parameters respectively. Since the small signal
model is a linearization of the equivalent circuit in Fig. 3.1, the current and
charge (or capacitance) expressions can be obtained from the extracted small
signal parameters [29, pp. 139–152]. The analytical expressions for the cur-
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rents and terminal charges in nonlinear models are different due to the different
current and charge profiles (e.g. [15,16] for GaAs, [23,43] for GaN, [44] for LD-
MOS, etc.,). While many of these models are not defined for negative Vds bias
e.g., [15,16,43–56], the discussion in this chapter is limited to nonlinear models
valid in both the positive and negative Vds region.
This chapter proceeds with a brief overview on available symmetrical non-
linear models. In section 3.2, the symmetry in the intrinsic capacitances of
the small signal model discussed in previous chapter is extended to a nonlin-
ear charge model [Paper A]. It is shown that only one charge expression is
required to model the reactive part of a symmetrical device. Furthermore,
in section 3.3 and 3.4, a nonlinear model is developed for the GaAs pHEMT
used in Chapter 2 and verified with S-parameters and large-signal waveform
measurements.
3.1 Symmetrical models: An overview
The need for symmetrical models arises from the operation of transistors in
both the positive and negative Vds region. There are a few models available
which target specific applications e.g., [18] for FETs in resistive mixers, [23,25]
for FETs in switches. Table 3.1 gives an overview of the symmetrical FET
models that have been published. These models consider the symmetry in the
drain to source current expressions, which means that the same parameters are
used in the positive and negative Vds region. Yet for these models, the reactive
part of the device is still dependent on two or more charge or capacitance
expressions. While the model in [57] has a constant Cds which is not valid in the
negative Vds region, see Fig. 2.4d, the Yhland model [18] contains constant Cds,
Cgs, Cgd limiting its use at high microwave frequencies. Moreover, the model
in [23] contains three nonlinear capacitances and the model in [25] contain
two nonlinear charge expressions from the gate and drain terminals. Neither
of these models does use the symmetry present in the reactive currents and
terminal charges in the device, see Fig. 2.3. In the next section, the symmetry
in the terminal charges is discussed which is dependent on the symmetrical
small signal model (see Fig. 2.3) in Chapter 2.
Table 3.1: List of symmetrical FET models
Model name Charge model
Chalmers Model [57,58] One nonlinear charge model (for Cgs and
Cgd), one constant for Cds
Yhland model [18,59] Three constants for Cds, Cgs, Cgd
Switch model [25] Two nonlinear charge expression
Switch model [23] Three nonlinear capacitance model (for
Cgs, Cgd and Cds)
Paper A One charge expression
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3.2 Charge model
Modeling the nonlinear charges in a device is critical to accurately predict bias
dependent S-parameters, harmonic and intermodulation distortion, ACPR etc.
[60]. The contribution of the charge to the current at node i is expressed
as [29, eq. 5.9]
Ii(t) =
dQi
(
V1(t), V2(t)
)
dt
(3.1)
where, V1(t) and V2(t) are the two independent intrinsic voltages of a three
terminal device. For a FET, the two independent voltages commonly chosen
are across the gate-source and drain-source terminals respectively. Therefore,
the gate and drain charge functions Qg(Vgs, Vds) and Qd(Vgs, Vds) are typically
used to define the reactive currents in nonlinear transistor models. However,
since the drain and source terminals of a symmetrical device are identical, it is
advantageous to instead model the drain charge Qsymd
(
Vgs(t), Vgd(t)
)
and the
source charge Qsyms
(
Vgs(t), Vgd(t)
)
. Using (3.1), the reactive currents at the
source and drain terminals can then be written as[
Is(t)
Id(t)
]
=
[
dQsyms /dt
dQsymd /dt
]
=
[
∂Qsyms /∂Vgs ∂Q
sym
s /∂Vgd
∂Qsymd /∂Vgs ∂Q
sym
d /∂Vgd
]
.
[
dVgs(t)/dt
dVgd(t)/dt
]
.
(3.2a)
The partial derivatives of the charges at the source and drain port can further
be computed as
∂Qsyms
∂Vgs
∣∣∣∣
Vgd=const
= −Cgs − C
+
m (3.3a)
∂Qsyms
∂Vgd
∣∣∣∣
Vgs=const
= C−m (3.3b)
∂Qsymd
∂Vgd
∣∣∣∣
Vgs=const
= −Cgd − C
−
m (3.3c)
∂Qsymd
∂Vgs
∣∣∣∣
Vgd=const
= C+m (3.3d)
where, Cgs, Cgd, C
+
m and C
−
m correspond to the small signal model parameters
defined in Section 2.2, see Fig. 2.3. From (2.7) and (3.3), the partial derivatives
of Qsyms and Q
sym
d are symmetrical. Therefore the charge functions are also
symmetrical according to
Qsyms (Vgs, Vgd) = Q
sym
d (Vgd, Vgs). (3.4)
Consequently, it is sufficient to model eitherQsyms orQ
sym
d to define the reactive
part of the intrinsic device. Thus, compared to modeling the gate and drain
charges independently as in traditional models, the symmetry simplifies the
modeling procedure with only one charge model needed. In the next section, a
symmetrical nonlinear model is developed to exemplify how this is performed.
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3.3 Symmetrical nonlinear model example
For the symmetrical nonlinear model, the extrinsic and intrinsic small signal
parameters extracted for the commercial GaAs pHEMT device1 in Chapter 2
are used. The current and charge model is briefly described in the following
subsections, respectively.
3.3.1 Nonlinear Current Model
To model the extracted small signal parameters g+m and g
−
m of the GaAs
pHEMT, the drain to source current (Ids) model in [18] is used. The model
parameters are obtained by manual fitting of the measured and modeled DC
data and are listed in Table 3.2. The comparison of the modeled and mea-
sured current is shown in Fig. 3.2a validating the accuracy of the current
model. Although the measured current is symmetrical in Vgs–Vgd bias grid
(see Fig. 3.2b), the current characteristics is not symmetrical in Fig. 3.2a since
it is along constant Vgs lines.
Table 3.2: Model parameters for current [18].
Parameter φ g a b c d
Value 3 ° 0.043 A 0.02 V−1 2.8 V−1 0.23 V 12 V−1
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Figure 3.2: Yhland symmetrical current model for the GaAs DUT showing (a) comparison
of measured(marker) versus modeled(-) I-V characteristics, (b) contour plot of Ids with the
constant Vgs sweeps in the left figure drawn in corresponding colors.
3.3.2 Nonlinear Charge Model
For a symmetrical device, since it is sufficient to model one charge expression as
explained in section 3.2, the source-charge Qsyms is considered in this example.
Due to charge conservation, Qsyms is related to the traditional gate and drain
charges, Qg and Qd, respectively, by
Qsyms (Vgs, Vgd) = −Qg(Vgs, Vgd)−Qd(Vgs, Vgd). (3.5)
1WIN Semiconductor PP10 2× 25µm on-wafer GaAs pHEMT MMIC process
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A combination of the gate and drain charge models from [25] and [61] are used
to manually fit the extracted small-signal intrinsic capacitances presented in
Fig. 2.4 and 2.5. Furthermore, a reduction function R(Va) from [44, eq. (7)] is
introduced in [61, eq. (15)] to correct the behavior at high Vgs and Vgd. The
modified expression [61, eq. (15)], including the reduction function R(Va) is
given by
f(Va, Vb) = C0 ·
[
Va + Cf · log
(
cosh
(
Sg ·W (Va, Vb)
)
/Sg
)
−R(Va)
]
(3.6)
where,
W (Va, Vb) = Va − η · Va · Vb −Dc · tanh (Dk · Vb) (3.7)
R(Va) = (a1/m2) · ln
(
1 + em2·(Va−Vr)
)
. (3.8)
The complete source charge expression becomes
Qsyms (Vgs, Vgd) = f(Vgs, Vgd)︸ ︷︷ ︸
(3.6)
+ Cgs0 · Vgs︸ ︷︷ ︸
[61, eq. (13)]
+ f(Vgd, Vgs)︸ ︷︷ ︸
(3.6)
+ Cgd0 · Vgd︸ ︷︷ ︸
[61, eq. (14)]
+Qd(Vgs, Vgd)︸ ︷︷ ︸
[25, eq. (A-2)]
. (3.9)
The parameters for the charge expression using manual fitting are listed in
Table 3.3. The drain charge function Qsymd is obtained using (3.4).
Table 3.3: Fitting parameters of the charge model from [25, 61] and (3.8).
Parameter Value Parameter Value
Cgs0 19 fF Cgd0 19 fF
C0 1.1 fF Cf 5.3 V
Sg 5 V
−1 a1 20
m2 8 V
−1 Vr -0.15 V
η 0.03 V−2 Dc 0.53 V
Dk 1 V Cds0 14 fF
Cds1 1.1 fFV
−1 Cds8 −4.2× 10
−7 fFV−8
Cds13 3.5× 10
−12 fFV−13 Vgs0 -9.7 V
Fig. 3.3 shows the comparison between the extracted and modeled small
signal capacitances. Even though some mismatch is observed in C+m at high
Vgs − Vgd, we conclude that a common charge function is sufficient to create
the complete nonlinear model (see Fig. 3.4) for the large-signal measurements
in the following section.
3.4 Model Validation
The symmetrical modeling of FETs in this thesis is motivated from switches
where transistors are often used in shunt configuration. Therefore, the small-
and large-signal measurements of the DUT in common-source configuration
are verified at the on/off operating points of transistors when used in switch
circuits.
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Figure 3.3: Comparison of (a) Cgs versus Vgs and (b) C
+
m versus Vgs between extracted
small-signal capacitance (×) and modeled capacitance (-) obtained using charge expression
(3.9).
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Figure 3.4: Proposed large signal model for a symmetrical common source device.
3.4.1 Small signal verification
For small signal verification, the drain-source bias is kept fixed at 0 V volts
while the gate-source voltage is set at 0 V for the ON state and -4 V for the OFF
state of the switch. Measured and simulated S-parameters are compared and
shown in Fig. 3.5. Some mismatch is observed in the phase of S11 at the ON
state due to the mismatch in C+m, see Fig. 3.5a. Hence, further improvements
are required in the charge model to correctly predict the extracted small-signal
capacitances.
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Figure 3.5: Measured(×-ON, ◦-OFF) and modeled(-) S-parameters (a) S11 and S22, (b) S21
from 100 MHz to 50 GHz at ON and OFF-state of a switch.
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3.4.2 Large-Signal Verification
Large-signal measurements are performed with the large-signal network ana-
lyzer (LSNA) (Maury MT4463) to emulate the operation of the DUT in a real
high power shunt switch operation. The measurement setup is shown in Fig.
3.6, where the extrinsic gate is terminated in 50 Ω. The drain-source bias is
kept fixed at 0 V volts while the gate-source voltage is set at 0 V for the ON
state and −2.5 V for the OFF state to allow a large RF swing. The DUT is
excited with RF at the drain terminal similar to shunt switch operation (see
Fig. 1.1) and the incident and reflected waves are measured at both the drain
and gate terminals.
On-Wafer
DUT
G
D
50Ω  RF 
Termi nation
RF Swing
+
_
Vgs ext
+
_
Vds ext
Drain
B ias
Gate
B ias
LSNA
50Ω
Source
P in
Prefl
Prefl
GATE
Pin
GATE
Figure 3.6: Large signal measurement setup with LSNA, signal source and on-wafer DUT
with 50 Ω RF termination at gate. The reference plane of measurement is at the probe tips.
To predict the harmonic response of the model with correct harmonic ter-
minations seen during the measurements, the measured incident waves at the
fundamental and the higher harmonics are injected in the respective ports dur-
ing simulations. Furthermore, the incident voltage wave at the gate terminal
(see Fig. 3.6) is also used in the simulation to compensate any mismatch due
to the 50 Ω RF termination. At low frequencies, the harmonics are generated
mainly by the nonlinear current source and at higher frequencies, the harmon-
ics are also dependent on reactive currents generated by the nonlinear charge
model. Therefore, to validate the current and charge model, the simulated
and measured reflected power are compared for varying incident RF power at
600 MHz and 16 GHz, respectively.
Fig. 3.7 shows the comparison between the simulated and measured har-
monics at the ON state of the shunt switch. The good agreement in Fig. 3.7a
(600 MHz) validates the nonlinear current model and in Fig. 3.7b (16 GHz),
it validates the nonlinear charge model for the GaAs pHEMT. At power levels
below the noise floor of the measurement setup, according to the simulation
procedure outlined above, the measured noise is injected into the model simu-
lation causing the noisy model response. This injected noise will also influence
the phase of the reflected wave at higher harmonics. Therefore, the phase of
the measured and simulated reflected wave at the fundamental frequency of
the measurements are compared in Fig. 3.8 showing good agreement. Thus,
the validation using both small- and large-signal measurements confirm the
accuracy of the model and the overall symmetrical modeling procedure.
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Figure 3.7: Comparison between magnitude of the measured (fundamental frequency: ×,
second harmonic: ◦ and, third harmonic: +) and simulated(-) reflected versus incident
power at the drain of the DUT at (a) 600 MHz, (b) 16 GHz at the ON state (Vgse = 0 V,
Vdse = 0 V). For OFF-state validation, see Fig. 14 in [Paper A].
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Figure 3.8: Comparison between the model (-) and measured (△: 600 MHz, +: 16 GHz)
phase of the reflected wave (Prefl) at the drain port for the fundamental frequencies (a) at
OFF state (Vgse = −2.5 V, Vdse = 0 V, and (b) at ON state (Vgse = 0 V, Vdse = 0 V of
the DUT.
Chapter 4
Conclusions
In this thesis, the emphasis is on the device symmetry as an important fea-
ture to simplify the empirical modeling and parameters extraction methods
for FETs. While the modeling procedure is based on existing techniques, the
device symmetry leads to a new small-signal equivalent model. The proposed
model allows mirroring of the parameters between the positive and negative
drain-source regions, thus reducing the number of measurements by half [Pa-
per A]. The work is validated using a commercial GaAs FET. Further, the
symmetrical equivalent model parameters are optimized using a modified opti-
mization based extraction to take the symmetry into consideration [Paper B].
The optimization of parameters was performed on a commercial GaN HEMT
showing that the symmetrical equivalent circuit is also a generic FET small
signal model. Furthermore, the symmetrical small-signal model was extended
to a nonlinear model, where a proper use of the device symmetry allowed the
reactive parts of the intrinsic device to be modeled using a single common
charge expression. Thus, effectively simplifying the nonlinear model and re-
ducing the number of charge expressions to define the model [Paper A]. Even
though the modeling work is motivated from transistors used in switch cir-
cuits, the procedure is generic to all symmetrical FETs and can be extended
to other technologies.
4.1 Future work
During the work with this thesis, several interesting topics for future work
have emerged and are hereby listed:
• Better and robust extraction of the common charge function with re-
duced number of parameters.
– Further work is required to improve the charge model developed for
the GaAs DUT based on existing expressions. A common charge
expression also opens up the possibility of modeling the nonlinear
reactive part of a symmetrical device with fewer parameters.
• To validate the model with an MMIC circuit design.
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• To investigate and model symmetrical transistors from other technolo-
gies.
– Except for power FETs, commonly available transistors are sym-
metrical. Hence, the modeling procedure described in this thesis
can be extended to other FET device technologies.
• To investigate and implement the effects of field plates on the intrinsic
equivalent circuit in the symmetrical model.
– Field plates in power FETs disturb the intrinsic symmetry. Hence
an investigation and comparison between intrinsic model parame-
ters extracted for a symmetrical device, unsymmetrical device with
and without field-plates in the same technology would be interest-
ing. This might give an insight on whether or not power FETs can
be modeled using a symmetrical intrinsic core with one or more
parameter corresponding to the effect of field-plates present in the
device.
• To investigate for symmetry and model the extrinsic parameters of a
common gate device.
– During modeling, extrinsic parameters are commonly extracted for
a device in common source configuration. However, a full three-port
model of a FET would enable better prediction of measurements for
cases where the source terminals of transistors are not grounded.
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